View PEB2096_1039354.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ICs for Communications
Octal Transceiver for UPN Interfaces OCTAT-P PEB 2096 Version 2.1
Data Sheet 04.99
DS 2
*
PEB 2096 Revision History: Previous Releases: Page (in previous Version) 9 21 40 45 53 60 Page (in current Version) 9 19 22 42 46 49 56 63
Current Version: 04.99 Data Sheet 01.96 Subjects (major changes since last revision)
Pin Configuration (correction pin 17 and 18) Data rate on IOM-2 interface: up to 8192 kbit/s Revision number for V2.1 Correction of State Diagram Correction of Activation and Deactivation Example Delay measurement Correction of AC Characteristics New Figure on Upn Frame Relation to FSC
For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com
ABM(R), AOP(R), ARCOFI(R), ARCOFI(R)-BA, ARCOFI(R)-SP, DigiTape(R), EPIC(R)-1, EPIC(R)-S, ELIC(R), FALC(R)54, FALC(R)56, FALC(R)-E1, FALC(R)-LH, IDEC(R), IOM(R), IOM(R)-1, IOM(R)-2, IPAT(R)-2, ISAC(R)-P, ISAC(R)-S, ISAC(R)-S TE, ISAC(R)-P TE, ITAC(R), IWE(R), MUSAC(R)-A, OCTAT(R)-P, QUAT(R)-S, SICAT(R), SICOFI(R), SICOFI(R)-2, SICOFI(R)-4, SICOFI(R)-4C, SLICOFI(R) are registered trademarks of Infineon Technologies AG. ACETM, ASMTM, ASPTM, POTSWIRETM, QuadFALCTM, SCOUTTM are trademarks of Infineon Technologies AG. Edition 04.99 Published by Infineon Technologies AG i. Gr., SC, Balanstrae 73, 81541 Munchen (c) Infineon Technologies AG i. Gr. 1999. All Rights Reserved. Attention please! As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies. The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved. Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies AG is an approved CECC manufacturer. Packing Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred. Components used in life-support devices or systems must be expressly authorized for such purpose! Critical components1 of the Infineon Technologies AG, may only be used in life-support devices or systems2 with the express written approval of the Infineon Technologies AG. 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system. 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.
PEB 2096
Table of Contents 1 1.1 1.2 1.3 1.4 1.5 2 2.1 2.2 2.2.1 2.2.2 2.2.3 2.2.3.1 2.2.3.2 2.3 2.3.1 2.3.2 2.3.3 2.3.4 2.3.5 2.3.6 3 3.1 3.2 3.3 3.4 3.5 3.6 3.6.1 3.6.2 3.7 3.8 3.9 3.10 3.10.1 3.10.2 3.10.3 4 4.1 4.2 4.3
Page
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3 Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5 Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 Device Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 General Principle of the UPN Interface . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 IOM(R)-2 System Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4 JTAG Boundary Scan Test Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7 Boundary Scan Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8 TAP Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9 Individual Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12 Transceiver, Analog Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12 Transmit PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14 Receive PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14 Receive Signal Oversampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15 Activation / Deactivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16 Diagnostic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16 Operational Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 Clocking, Reset and Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 Tristate Capability on IOM-2 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 Push - Pull Sensing on Pin DU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 Transmit Delay on UPN Interface in respect to IOM(R)-2 Interface . . . . . . . . 3-2 UPN Multiframe Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3 Synchronization with a Short FSC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3 Synchronization using SSYNC (for DECT) . . . . . . . . . . . . . . . . . . . . . . 3-4 D-Channel Handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5 IOM(R)-2 Interface Monitor Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8 Command / Indicate Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11 Activation and Deactivation, State Machine . . . . . . . . . . . . . . . . . . . . . . 3-13 States Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-13 Info Structure on the UPN Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-16 Example of Activation and Deactivation . . . . . . . . . . . . . . . . . . . . . . . 3-18 Registers Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1 Identification Register - (Read) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1 General Configuration Register - (Write) . . . . . . . . . . . . . . . . . . . . . . . . . 4-2 Bit Error Register - (Read) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2
iii 04.99
Data Sheet
PEB 2096
Table of Contents 4.4 4.5 5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 6
Page
Test Registers - (Read/Write) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2 Line Delay Measurement of the UPN Interface . . . . . . . . . . . . . . . . . . . . . . 4-3 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-2 Capacitances . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-4 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-5 Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-6 Timing of the IOM(R) Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-7 Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-10 UPN Frame Relation to FSC in Transmit Direction . . . . . . . . . . . . . . . . . . 5-12 Transceiver Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-14 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-1
Data Sheet
iv
04.99
PEB 2096
Overview
1
Overview
The new Infineon Technologies generation of highly integrated ISDN circuits enables design engineers to decrease board size and thus PBX size and its production costs. Figure 1-1 shows an example of a PBX for 16 ISDN and 16 analog subscribers with 4 trunk lines realized with a few highly integrated chips of the new Infineon Technologies family of PBX and Line Card ICs: DOC, SICOFI-4, OCTAT-P and QUAT-S.
*
0 t/r 15
SLIC SLIC SLIC SLIC PCM Highways SICOFI -4 PEB 2465 IOM -2
R R
0 UP 7
OCTAT -P PEB 2096 DOC PEB 20560 QUAT -S PEB 2084
R
R
0 S 7 0 Central Office T 3 QUAT -S PEB 2084
R
DSP Program and Data Memory up to 56 KW
Signaling V.24
P Interface
Power Supply
Memory
P
ITS10068
Figure 1-1
Application Example PBX for 32 Subscribers with 4 Trunk Lines using one DOC
DOC, DSP Oriented PBX Controller, PEB 20560. The DOC integrates many different functional blocks on a single chip for building small PBXs or PBX Line Cards: Two ELICs,
Data Sheet 1-1 04.99
PEB 2096
Overview Enhanced Line Card Controller (PEB 20550), one SIDEC, 4-channel signaling controller (LAPD), multiple IOM-2 and PCM interfaces, one up to 40 MIPS DSP with on-chip emulation and a Mailbox, one PCM-DSP interface for fast DSP access, one UART, Interrupt Controller, ... The DOC is a CMOS device offered in a P-MQFP-160 package. QUAT(R)-S, Quadruple Transceiver for S/T Interfaces, PEB 2084, implements 4 four-wire S/T interfaces to link voice/data digital terminals to PBX subscriber lines and PBX trunk lines to the public ISDN. It can handle up to four S/T interfaces simultaneously in accordance with CCITT I.430, ETSI 300.012, and ANSI T1.605 standards. The QUAT-S is a CMOS device offered in a P-MQFP-44 package. OCTAT(R)-P, Octal Transceiver for UPN Interfaces, PEB 2096, implements the two-wire UPN interface used to link voice/data digital terminals to PBX subscriber lines. The OCTAT-P is an optimized device for LT applications and can handle up to eight U PN interfaces simultaneously. It handles the UPN interfaces in accordance with the UP0 interface specification except for the reduced loop length. The OCTAT-P is a CMOS device offered in a P-MQFP-44 package. SICOFI(R)-4, Programmable Signaling and CODEC Filter with 4 channels, PEB 2465, implements 4 t/r (a/b) interfaces to link analog voice terminals to PBX subscriber lines and analog PBX trunk lines to public switches. An integrated Digital Signal Processor handles all the algorithms necessary e.g. transhybrid-loss adaption, gain, frequency response, impedance matching. The IOM-2 Interface handles digital voice transmission, SICOFI-4 feature control and transparent access to the SICOFI-4 command and indication pins. To program the filters, precalculated sets of coefficients are downloaded from the system to the on-chip coefficient RAM. Thus it is possible to use the same line card in different countries. The SICOFI-4 is a CMOS device offered in P-MQFP-64 package. ISDN-Oriented Modular Interface (IOM(R)-2) The "Group of Four", ALCATEL, Siemens, Plessey and ITALTEL systems houses, originally defined a General Circuit Interface (GCI) with the aim of specifying a comprehensive interface which would allow various telecommunication devices to communicate in an efficient manner. The IOM-2 interface is a four-wire interface. It became a standard interface for interchip communication in ISDN applications. All above ICs are compatible and operate from a single 5 V power supply.
Data Sheet
1-2
04.99
Octal Transceiver for UPN Interfaces OCTAT-P
PEB 2096
Version 2.1
CMOS
1.1
Features
* Eight full duplex 2B+D UPN interface transceivers, each equipped with the following functions: -Conversion from/to binary to/from pseudo-ternary code -Receive timing recovery -Activation/deactivation procedures, triggered by primitives received over the IOM interface or by P-MQFP-44 INFO received from the line (e.g. detection of INFO 1) -Line Delay Measurement -Execution of test loops -Analog line transceiver for up to 16 dB line attenuation -UPN interface functions compatible to PEB 2095, IBC, and PEB 20950, ISAC-P (except for looplength) -UPN interface fully compatible to PSB 2196, ISAC-P TE, PSB 2197, SmartLink-P, SCOUT * IOM-2 interface * Support for JTAG boundary scan test * 1 CMOS technology with low power consumption * P-MQFP-44 package
Note: UPN refers to a version of the standard interface UP0 (according to ZVEI standard) with a reduced loop length (up to 1.3 km).
Type PEB 2096
Data Sheet
Package P-MQFP-44
1-3 04.99
PEB 2096
Overview
1.2
*
Logic Symbol
Figure 1-2
Data Sheet
Logic Symbol
1-4 04.99
PEB 2096
Overview
1.3
*
Pin Configuration
(top view)
P-MQFP-44
LI0a
LI0b
LI1a
LI1b
LI2a
LI2b
LI3a
VDD
VSS
33 32 31 30 29 28 27 26 25 24 23
VDD
CLK2 CLK1
VSS
LI3b
34 35 36 37 38 39 40 41 42 43 44 1
LI4a
22 21 20 19 18 17 16 15 14 13 12 2
LI4b
VDD
XTAL2 XTAL1
VSS
RST IDS DU DD DCL FSC
VSS
SSYNC MODE TMS TCK TDI TDO
VDD
VDD
3
4
LI5a
5
LI5b
6
7
LI6a
8
LI6b
9 10 11
LI7a LI7b
VSS
VDD
VSS
ITP04456
Figure 1-3
Pin Configuration
Data Sheet
1-5
04.99
PEB 2096
Overview
1.4
Pin No.
Pin Definitions and Functions
Symbol Input (I) Output (O) I I Function + 5 V power supply Reference ground UPN Line Interfaces a,b No. 0: differential input / output No. 1: differential input / output No. 2: differential input / output No. 3: differential input / output No. 4: differential input / output No. 5: differential input / output No. 6: differential input / output No. 7: differential input / output IOM(R)-2 Interface Frame Synchronization Clock: 8 kHz Data Clock Data Downstream (data input) Data Upstream (data output) Interface Data rate Select (static pin-strapped): 0: double DCL (normal IOM interface) 1: single DCL JTAG Boundary Scan Interface Test Mode Select, internal pull-up resistor Test Clock Test Data Input, internal pull-up resistor Test Data Output Oscillator or 15.36 MHz clock input Oscillator output Clock output 15.36 MHz (i.e. to drive other OCTAT-P) Clock output 7.68 MHz (i.e. to drive ISAC-S or QUAT-S) Reset, active high
6, 12, 22, 28, VDD 34, 44 VSS 3, 9, 19, 25, 31, 37 33, 32 30, 29 27, 26 24, 23 1, 2 4, 5 7, 8 10, 11 43 42 41 40 39 LI0a,b LI1a,b LI2a,b LI3a,b LI4a,b LI5a,b LI6a,b LI7a,b FSC DCL DD DU IDS
I/O I/O I/O I/O I/O I/O I/O I/O I I I O I
16 15 14 13 20 21 36 35 38
TMS TCK TDI TDO XTAL1 XTAL2 CLK1 CLK2 RST
I I I O I O O O I
Data Sheet
1-6
04.99
PEB 2096
Overview
1.4
Pin No. 18 17
Pin Definitions and Functions (cont'd)
Symbol Input (I) Output (O) SSYNC MODE I I Function Superframe synchronization This pin selects the initial values of the General Configuration Register and in the Configuration Register for UPN Line Interfaces as described in Chapter 4.2 and Chapter 4.4. It also enables Push-Pull Sensing on pin DU as described in Chapter 3.4.
Data Sheet
1-7
04.99
PEB 2096
Overview
1.5
*
Block Diagram
Figure 1-4
Data Sheet
Block Diagram
1-8 04.99
PEB 2096
Functional Description
2
Functional Description
The PEB 2096, OCTAT-P, performs the layer-1 functions of the ISDN basic access for eight UPN interfaces at the LT side of the PBX.
2.1
* * * * *
Device Architecture
The OCTAT-P contains the following functional blocks: Refer to Figure 1-4 Eight line transceivers for the UPN interfaces One IOM-2 interface Frame structure converter between the IOM-2 interface and the UPN interfaces JTAG Boundary scan interface Clocking, reset and initialization block
2.2 2.2.1
Interfaces General Principle of the UPN Interface
A frame transmitted by the exchange (LT) is received by the terminal equipment (TE) after a given propagation delay (td). Refer to Figure 2-1. The terminal equipment waits a minimum guard time (tg = 5.2 s) while the line clears. It then transmits a frame to the exchange. The exchange begins a transmission every 250 s (known as the burst repetition period). However, the time between the reception of a frame from the TE and the beginning of transmission of the next frame by the LT must be greater than the minimum guard time. Communication between an LT and a PT (Private Termination) follows exactly the same procedure. Note that the guard time in TE is always defined with respect to the M-bit.
Data Sheet
2-1
04.99
PEB 2096
Functional Description
*
tr
LT
TE/PT
td
tg
td
LF 1
B1 8
B2 8
D 4 99 s LF-Framing Bit
B1 8
B2 8
M1) DC 2) 1 #Bits
1)
M Channel Superframe
CV T S T CV T S T CV
ITD00823
CV = Code Violation: for Superframe synchronization T = Transparent Channel (2 kbit/s) S = Service Channel (1 kbit/s)
2)
DC balancing bit, only sent after a code violation in the M-bit position and in special configurations. Timings: t r = burst repetition period = 250 s t d = ine delay = 20.8 s maximum t g = guard time = 5.2 s minimum
Figure 2-1
UP0 Interface Frame Structure (= UPN)
Within a burst, the data rate is 384 kbit/s. The 38-bit frame structure is as shown in Figure 2-1. The framing bit (LF) is always logical `1'. The frame also contains the user channels (2B + D). It can readily be seen that in the 250 s burst repetition period, 4 D bits, 16 B1 bits and 16 B2 bits are transferred in each direction. This results in an effective full duplex data rate of 16 kbit/s for the D channel and 64 kbit/s for each B channel. The final bit of the frame is called the M bit. Its data rate is 4 kbit/s. Four successive M bits, from four successive U frames, constitute a superframe. Three signals are carried in this superframe. Every fourth M bit is a code violation (CV) and is used for superframe synchronization. This can be regarded as the first bit of the superframe. From this reference (CV = bit 1), bit 3 of the superframe is the service channel bit S. This
Data Sheet 2-2 04.99
PEB 2096
Functional Description S-channel bit is transmitted once in each direction in every fourth burst repetition period. Hence the duplex S channel has a data rate of 1 kbit/s. It conveys test loop control information from the LT to the TE/PT and reports of transmission errors from the TE/PT to the LT. Bit 2 and bit 4 of the superframe are the T bits. This 2 kbit/s channel is accessible via the C/I channel and may be used to carry the "available"/"blocked" information sent by the D-channel arbiter of the PEB 20550, ELIC. It is allowed to add a DC balancing bit to the burst, in order to decrease DC offset voltage on the line after transmission of a CV in the M-bit position. The OCTAT-P transmits this DC balancing bit when transmitting INFO 4 and when line characteristics indicate potential decrease in performance. The OCTAT-P scrambles B-channel data on the UPN interface in order to ensure that the downstream receiver (e.g. ISAC-P TE) gets enough pulses for a reliable clock extraction (flat continuous power density spectrum is provided) and no periodic patterns appear on the line. The scrambling is in accordance with CCITT V.27. The coding technique used on the U interface is a half-bauded AMI code (with a 50 % pulse width). A logical `0' corresponds to a neutral level, logical `1s' are coded as alternate positive and negative pulses. Code violation (CV) is caused by two successive pulses with the same polarity. See Figure 2-2. The AMI coding includes always the data bits going on the UPN interface in one direction. Thus there is a separate AMI coding unit for data downstream and one for data upstream.
*
Figure 2-2
AMI Coding on the UPN Interface
Data Sheet
2-3
04.99
PEB 2096
Functional Description
2.2.2
IOM(R)-2 System Interface
The PEB 2096, OCTAT-P, is equipped with a digital ISDN Oriented Modular (IOM-2) interface, for communication with upper layer functions, such as IDEC (PEB 2075), EPIC (PEB 2055) and ELIC (PEB 20550). EPIC and ELIC represent the first switching stage towards the exchange system. Refer to Figure 2-3.
*
Terminals FSC DCL DD DU IOM -2 TE 0
R
LT IOM -2 ISAC -P TE PSB 2196
R R
ARCOFI -SP PSB 2165
R
U PN 0 7 OCTAT -P PEB 2096
R
FSC DCL DD DU C/I
IOM Port No. 0
R
PCM Port No. 0
PCM
C
ELIC PEB 20550 IOM U PN Control Memory
R
R
No. 1
SCOUT-PX PSB 21393 ARCOFI -SP PSB 2165
R
No. 2 FSC DCL DD DU IOM -2 Line Card Mode = ISAC -P TE PSB 2196
R R
C/I No. 3
8x
B1
B2 MON
8
2 IOM -2 TE 7
R
4 C/I
11 MR MX P
ITS05394
C
D
Figure 2-3
System Integration, IOM(R) Interface
The IOM interface is a four-wire serial interface with a data clock (DCL), an 8 kHz frame synchronization clock (FSC), and one data line per direction: data downstream (DD) and data upstream (DU). One IOM-2 frame consists of up to 8 IOM channels (subframes) (Figure 2-4).
Data Sheet
2-4
04.99
PEB 2096
Functional Description
*
125 s FSC DCL DU DD
IOM CH0 IOM CH0
R
R
CH1 CH1
CH2 CH2
CH3 CH3
CH4 CH4
CH5 CH5
CH6 CH6
CH7 CH7
CH0 CH0
B1
B2
MONITOR
D
C/I
MM RX
ITD04319
Figure 2-4
Multiplexed Frame Structure of the IOM(R)-2 Interface in LT-Mode with 2.048 Mbit/s Data Rate
Each IOM channel consists of a total of 32 bits, or four octets: B1 + B2 + D (18 bits) plus 14 overhead bits for monitor and control information (activation/deactivation of OSI layer-1 and maintenance functions). The ISDN user data rate is 144 kbit/s (B1 + B2 + D). The data is transmitted transparently synchronous and in phase in both directions over the IOM interface using time division multiplexing within the 125 s IOM-2 interface frame. Nominal bit rate of data (DD and DU): Nominal frequency of DCL: Nominal frequency of FSC: 256 kbit/s 512 kHz 8 kHz ... 4096 kbit/s ... 8192 kHz
Note: The bit rate must be a multiple of 256 kbit/s.
Data Sheet
2-5
04.99
PEB 2096
Functional Description In order to allow the use of the eight channels also with a maximum clock rate of 2,048 kHz provided by the system, the OCTAT-P can also run the IOM interface with only half the nominal DCL clock rate, i.e. 2,048 kHz for 2,048 kbit/s (Input pin IDS = 1). The OCTAT-P requires three IOM frames to synchronize to the DCL frequency. A corrupted IOM frame caused by different amount of DCL pulses within two consecutive IOM frames (e.g. caused by spikes on DCL or FSC) resets internally all registers and the activation and deactivation state machine, Figure 3-8. The allocation between UPN line interfaces and the IOM-2 interface channels is according to their numbers, i.e. LI0a,b is allocated to IOM channel 0, LI1 to channel 1, and so on. For details refer to Figure 2-1 and Figure 2-2 and to the Chapter 5.8 and the IOM Interface Specification, Rev. 2. Monitor Channel The monitor channel is used to convey messages (e.g. when a bit error occurs on UPN) or for access to internal registers: Identification Register, General Configuration Register, Bit Error Register, Configuration Register for U PN and Test Registers. The PEB 2096, OCTAT-P, has implemented the monitor channel protocol according to the IOM Interface Specification, Rev. 2, in the first of the eight IOM channels allocated to the eight UPN interfaces. Refer also to the Chapter 3.8. C/I-Channel The C/I-channel is used for communication between the PEB 2096, OCTAT-P, and a processor via a layer-2 device, to control and monitor layer-1 functions. The OCTAT-P has 8 IOM-2 channels and thus 8 C/I-channels; one for each transceiver. The codes originating from layer-2 devices are called "commands", those from the PEB 2096, OCTAT-P, are called "indications". For a list of the C/I (command/indication) codes and their use, refer to the Chapter 3.9.
Data Sheet
2-6
04.99
PEB 2096
Functional Description Data Rates on IOM-2 Interface The OCTAT-P supports the following types of IOM-2 interfaces:
*
Table 1 Mode of IOM-2 Interface Nominal bit rate of data (DD and DU) Nominal frequency of DCL (2 x data rate) Selectable frequency of DCL (1 x data rate) Nominal frequency of FSC Number of IOM channels per one IOM-2 frame Number of time slots per one IOM-2 frame Number of OCTAT-P on one IOM-2 interface Notes: 1. One OCTAT-P requires 8 complete IOM channels. 2. Additional delayed FSCs are needed in modes 4 and 8 for connecting several OCTATs to the IOM bus. 2 2048 kbit/s 4096 kHz 2048 kHz 8 kHz 8 32 1 4 4096 kbit/s 8192 kHz 4096 kHz 8 kHz 16 64 2 8 8192 kbit/s not supported 8192 kHz 8 kHz 32 128 4
2.2.3
JTAG Boundary Scan Test Interface
The OCTAT-P provides fully IEEE Standard 1149.1 compatible boundary scan support to allow cost effective board testing. It consists of: * * * * * Complete boundary scan test Test access port controller (TAP) Four dedicated pins (TCK, TMS, TDI, TDO) One 32-bit IDCODE register Specific functions for LIna,b
Data Sheet
2-7
04.99
PEB 2096
Functional Description
2.2.3.1
Boundary Scan Test
The following OCTAT-P pins are included in the boundary scan: CLK2, CLK1, RST, IDS, DU, DD, DCL, FSC, MODE, SSYNC, XTAL1. Three additional user specific instruction codes control the transmission of continuous pulses at the line interface LIna,b. Depending on the pin functionality one or two boundary scan cells are provided. Pin Type Input Output Number of Boundary Scan Cells 1 2 Usage Input Output, enable
When the TAP controller is in the appropriate mode data is shifted into/out of the boundary scan via the pins TDI/TDO using a 6.25 MHz clock on pin TCK. The OCTAT-P pins are included in the following sequence in the boundary scan: Boundary Scan Boundary Scan Number TDI --> 1 2 3 4 5 6 7 8 9 10 11 Pin Number Pin Name Type Number of Scan Cells 2 2 1 1 2 1 1 1 1 1 1
35 36 38 39 40 41 42 43 17 18 20
CLK2 CLK1 RST IDS DU DD DCL FSC MODE SSYNC XTAL1
O O I I O I I I I I I
Data Sheet
2-8
04.99
PEB 2096
Functional Description
2.2.3.2
TAP Controller
The Test Access Port (TAP) controller implements the state machine defined in the JTAG standard IEEE St. 1149.1. Transitions on the pin TMS cause the TAP controller to perform a state change. The TAP controller supports 8 instructions: * 5 instructions following the standard definition and * 3 user specific instructions.
Code 0000 0001 0010 0011 11xx 1001 1010 1011
Instruction EXTEST INTEST SAMPLE/PRELOAD IDCODE BYPASS User specific User specific User specific
Function External testing Internal testing Snap-shot testing Reading ID code register Bypass operation Continuous pulses on LIna and LInb Continuous pulses on LIna Continuous pulses on LInb
EXTEST is used to examine the board interconnections. When the TAP controller is in the state "update DR", all output pins are updated with the falling edge of TCK. When it has entered state "capture DR" the levels of all input pins are latched with the rising edge of TCK. The in/out shifting of the scan vectors is typically done using the instruction SAMPLE/PRELOAD. INTEST supports internal chip testing. When the TAP controller is in the state "update DR", all inputs are updated internally with the falling edge of TCK. When it has entered state "capture DR" the levels of all outputs are latched with the rising edge of TCK. The in/out shifting of the scan vectors is typically done using the instruction SAMPLE/PRELOAD.
Note: 0011 (IDCODE) is the default value of the instruction register.
SAMPLE/PRELOAD provides a snap-shot of the pin level during normal operation or is used to preload (TDI) / shift out (TDO) the boundary scan with a test vector. Both activities are transparent to the system functionality.
Note: The input pin XTAL1 should not be evaluated. The input frequency (15.36 MHz) is not synchronous to TCK (6.25 MHz) which causes unpredictable snap-shots on the pin XTAL1.
Data Sheet
2-9
04.99
PEB 2096
Functional Description IDCODE The 32-bit identification register is serially read out via TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacture code (11 bits). The LSB is fixed to "1". Code for the Version 2.1 is "0011".
Version 00XX
Device Code 0000 0000 0001 0100 = V1.1 = V1.2 = V1.3 = V2.1
Manufacture Code 0000 1000 001 1
Output --> TDO
Version No. 0000 0001 0010 0011
Note: In the state "test logic reset" the code "0011" is loaded into the instruction code register.
BYPASS, a bit entering TDI is shifted to TDO after one TCK clock cycle, e.g. to skip testing of selected ICs on a printed circuit board.
Data Sheet
2-10
04.99
PEB 2096
Functional Description User Specific Instructions Three different user specific pulse types are selectable, Figure 2-5. An oscillator with a 15.36 MHz clock or an external clock is necessary for 192 kHz test pulse generation; according to the instruction code 9H.
*
Figure 2-5
Test Pulse Wave Forms
Data Sheet
2-11
04.99
PEB 2096
Functional Description
2.3 2.3.1
Individual Functions Transceiver, Analog Connections
The receiver input stages consist of an amplifier/equalizer, followed by a peak detector adaptive controlling the thresholds of the comparators and a digital oversampling unit.
*
Figure 2-6
Transceiver Functional Blocks
External to the line interface pins LIna,b are connected: a transformer, external resistors and two capacitors (100 nF and 0.33 F). Voltage overload protection is achieved by adding clamping diodes. Depending on the transformer ratio employed (2:1 or 1.25:1), the resistor values have to be chosen and the resistors have to be connected accordingly: Figure 2-7 depicts the analog connections for a transformer with the ratio 2:1 and Figure 2-8 depicts the analog connections for a transformer with the ratio 1.25:1.
Data Sheet
2-12
04.99
PEB 2096
Functional Description
*
Figure 2-7
*
Transceiver with a 2:1 Transformer
Figure 2-8
Transceiver with a 1.25:1 Transformer
Data Sheet
2-13
04.99
PEB 2096
Functional Description The PEB 2096, OCTAT-P, covers the electrical requirements of the UPN interface for loop lengths depending on the used transformer and the cable quality: a) If the equalizer is enabled (EQUDIS in Configuration Register for UPN Line Interface is set to low) Transformer 2:1 Cable J-Y (ST) Y 2 x 2 x 0.6 AWG 26 b) If the equalizer is disabled (EQUDIS in Configuration Register for UPN Line Interface is set to high) Transformer 2:1 Cable J-Y (ST) Y 2 x 2 x 0.6 AWG 26 Loop Length up to 0.8 km up to 1.3 km Loop Length up to 1 km up to 1.3 km
Concerning the 1.25:1 transformer, the maximum line attenuation is decreased by 3 dB.
Note: The actual values of the external resistors depend on the selected transformer. The resistor values in Figure 2-7 and Figure 2-8 are optimal for an ideal transformer (RCu = 0).
2.3.2
Transmit PLL
The transmit PLL (XPLL) synchronizes a 768 kHz transmit clock derived from the oscillator clock to FSC (8 kHz). When the oscillator clock is synchronous to FSC (fixed divider ratio of 1920 from 15.36 MHz clock) the XPLL will not perform any tracking after having locked the phase, i.e. the input jitter on clocks XTAL and FSC will not be increased. Alternatively, when a free running oscillator is used, XPLL tracking increases FSC jitter by 32.5 ns (half oscillator period).
2.3.3
Receive PLL
The receive PLL (RPLL) recovers bit timing from a comparator output signal. The comparator has a threshold of 90 % with respect to the signal stored by the peak detector. The RPLL performs PLL tracking after detecting phase shifts of the same polarity in four pulses. A phase adjustment is done by adding or substracting 65 ns (one oscillator period) to or from the 384 kHz receive clock.
Data Sheet
2-14
04.99
PEB 2096
Functional Description
2.3.4
Receive Signal Oversampling
In order to additionally reduce the bit error rate in severe conditions, the OCTAT-P performs oversampling of the received signal and uses majority decision logic. As illustrated in Figure 2-9, each received bit is sampled 6 times at 15.36 MHz clock intervals inside the estimated bit window. The samples obtained are compared against a threshold of 50 % with respect to the signal stored by the peak detector. If at least 4 samples have an amplitude exceeding the 50 % threshold, a logical "1" is considered to be detected; otherwise a logical "0" (no signal) is considered to be detected
*.
Figure 2-9
UPN Receive Signal Oversampling
Data Sheet
2-15
04.99
PEB 2096
Functional Description
2.3.5
Activation / Deactivation
An incorporated finite state machine controls the activation and deactivation procedures and communicates with the layer-2 unit via the IOM-2 C/I channel. Each of the eight C/ I channels is allocated to its corresponding line interface.
2.3.6
Diagnostic Functions
Loop 2 is activated over the IOM interface with Activate Request Loop 2 (AR2). The loop will be closed in the TE after detection of the associated bit in the UPN maintenance bit (S-bit). Loop 1 is activated over the IOM interface with Activate Request Loop 1 (ARL). No UPN line is required. INFO 4 is looped back to the receiver and also sent to the UPN interface. When the receiver is synchronized, the message "AI" is sent in the C/I channel.
Data Sheet
2-16
04.99
PEB 2096
Operational Description
3
3.1
Operational Description
General
All procedures required for data transmission over the UPN interface are implemented. These comprise the UPN interface frame and multiframe synchronization, activation/ deactivation procedure, and timing requirements such as bit rate and jitter. The internal finite state machine of the PEB 2096, OCTAT-P, controls the activation/ deactivation procedures, switching of loops and transmission of special pulse patterns. Such actions can be initiated by signals on the UPN transmission line (INFO's) or by control (C/I) codes sent over the IOM interface. Refer to Figure 3-8. The exchange of control information in the C/I channel is state oriented. This means that a code in the C/I channel is repeated in every IOM frame until a change is necessary. A new code must be found in two consecutive IOM frames to be considered valid (double last look criterion). The monitor channel is used to convey message oriented information. This means that an information in the monitor channel is transferred once, and the receiver stores that message. In order to ensure safe data transfer, a handshake procedure between monitor channel transmitter and receiver is necessary. An example show Figure 3-6 and Figure 3-7. For details refer to the IOM-2 Interface Specification, Rev. 2.
3.2
Clocking, Reset and Initialization
At power up, a reset pulse (RST) should be applied to force the line interfaces of the PEB 2096, OCTAT-P, to the state "reset". No clocks are required during that procedure. The pin SSYNC must be set to VDD if not used. After that the line interfaces of the PEB 2096, OCTAT-P, may be operated according to the state diagram (Figure 3-8), each controlled via the corresponding C/I channel.
3.3
Tristate Capability on IOM-2 Interface
Push-pull configuration is possible also in the modes > 2.048 Mbit/s (> 8 IOM channels). In IOM channels, which are not used by the OCTAT-P, the data upstream direction (DU) line is in high impedance state (tristate)
3.4
Push - Pull Sensing on Pin DU
The OCTAT-P supports configurations where multiple ICs are connected to the IOM-2 interface. If the MODE pin is connected to VDD the OCTAT-P senses after reset whether an external pull-up resistor is connected to pin DU or not. If no resistor is detected the pin DU is changed to push-pull. If a resistor is detected the pin DU is changed to open
Data Sheet 3-1 04.99
PEB 2096
Operational Description drain. The sensing is done within 2 consecutive IOM frames at bit position 15 (last bit of B2 channel). The pin DU is always push-pull if the MODE pin is connected to VSS.
3.5
Transmit Delay on UPN Interface in respect to IOM(R)-2 Interface
The OCTAT-P causes delays of B- and on D-channels with respect to the IOM channel number. Figure 3-1 shows this delay at a data rate of 2.048 Mbit/s.
*.
Figure 3-1
Transmit Delay of B- and D-Channels
Data Sheet
3-2
04.99
PEB 2096
Operational Description
3.6
UPN Multiframe Synchronization
There are two possibilities how to synchronize the UPN multiframe: With a short FSC or with SSYNC.
3.6.1
Synchronization with a Short FSC
The short FSC pulse has a width of one DCL clock (in normal use the FSC is at least 2 DCL wide). The SSYNC input must be set to 1. The period of the short FSC pulses must be a multiple of 1 ms. The UPN frame with a code violation in the M bit starts in the IOM channel 0 which follows the short FSC pulse. Refer to Figure 3-2.
*
Figure 3-2
Synchronization with a short FSC
Data Sheet
3-3
04.99
PEB 2096
Operational Description
3.6.2
Synchronization using SSYNC (for DECT)
A zero pulse on the SSYNC input forces the OCTAT-P to start a multiframe with a code violation in the next M-bit. Refer to Figure 3-3.
*
Figure 3-3
Synchronization with SSYNC
While using SSYNC for UPN multiframe synchronization the short FSC signal is not allowed. If the bit SYNEN is set (Configuration Register, bit 7) the zero pulse on SSYNC forces the OCTAT-P also to set the T bit to '1' in the next UPN frame. If not used the SSYNC input must be connected to VDD.
Note: Before using SSYNC if the bit SYNEN is set, the T-bit must be set to '0' by the C/ I command AI. n = number of Upn frames.
Data Sheet
3-4
04.99
PEB 2096
Operational Description
3.7
D-Channel Handling
Decentralized D-Channel processing can be realized by the use of only one multiplexed HDLC-Controller, which is integrated with a D-channel Arbiter in the ELIC, PEB 20550. Typically the D-channel load has a very bursty characteristic. Taking this into account, the ELIC provides the capability to multiplex one HDLC-controller among several subscribers. This feature results in a drastical reduction of hardware requirements while maintaining all benefits of HDLC based signaling (Figure 3-4). A D-channel arbiter is used to assign the receive and transmit HDLC-channels independently to the subscriber terminals. In downstream direction the arbiter links the transmit channel to one or more (broadcast) programmable IOM-2 D-channels (ports). In upstream direction the arbiter assigns the HDLC-receive channel to a requesting subscriber and indicates to all other subscribers that their D-channels are blocked, using a control channel. This configuration supports full duplex layer-2 protocols with bus capability e.g. LAPD or proprietary implementations. Consequently no polling overhead is necessary providing the full 16-kbit/s bandwidth of the D-channel for data exchange.
*
B Channels
IOM -2 Interface
R
EPIC
R
PCM Highway
D Channel Controlling D Channel ARBITER SACCO CH-A
P
SACCO CH-B ELIC
R
Signaling Highway
ITS05808
Figure 3-4
D-Channel Handling with only one Multiplexed HDLC-Controller (SACCO-A)
3-5 04.99
Data Sheet
PEB 2096
Operational Description The control channel is unidirectional and forwards the status information of the corresponding D-channel (blocked or available) towards the subscriber terminal. Different existing channel structures are used to implement the control channel between the HDLC-controllers on the line card and in the subscriber terminal. Control Channel Implementation on the UPN-Interface On UPN-line card, the control channel is integrated in the C/I-channel. The OCTAT-P uses the T-channel to transmit the control channel information to the terminal. The T-channel is a subchannel of the UPN-interface with a bandwidth of 2 kbit/s. In the subscriber terminal the control channel is included again in the IOM-2 interface. Depending on the terminal configuration two alternatives can be selected in the terminal transceiver device. The blocked/available information is translated directly into the S/G-bit (Stop/Go) when no subsequent transceiver circuit is present in the terminal. The S/G-bit is evaluated by the terminal HDLC-controller ICC. It stops data transmission immediately when the S/ G-bit is set to 1 (T-Bit=0). When an additional transceiver device is integrated in the terminal (e.g. an S-adapter, PEB 2081 (SBCX)) the control channel is translated into the A/B-bit. The A/B-bit is monitored by the SBCX. A/B = 1 indicates that the corresponding D-channel is available (A/B = 0 blocked). Depending on this information, the SBCX controls the E-bit on the S-bus and the S/G-bit on the IOM-2 interface. When A/B = 0 the E-bit is forced in the inverted D-bit state, the S/G-bit is set to high. As a result all active transmitters in the terminal and on the S-bus are forced to abandon their messages.
Data Sheet
3-6
04.99
*
Data Sheet
R
Figure 3-5
LT T
R
NT
IOM -2 0 ELIC R C/I DD DU D SACCO-A C/I Control D Ch. Arbiter PCM OCTAT -P PEB 2096
R
R
UPN 384 kbit/s 7 FSC DCL
S0
SBCX PEB 2081
IOM -2 FSC DCL DD DU ISAC -P TE PSB 2196
A/B
S/G
P
TE
Control Channel Implementation with OCTAT(R)-P (PEB 2096) as Line Card Transceiver and S-Adapter.
R
3-7
IOM -2 Line Card Mode 2048 kbit/s 0 1 2 3 4 5 8 B1 U PN 8 B2 M DC 1111 CV T S T 0 = D Channel blocked 1 = D Channel available 11 2 D B2 8 8 MON 8
SACCO-B 6 7 PEB 20550
P
4 C/I 11 MR MX 1100 = D Channel blocked 1000 = D Channel available
1
8
8
4
8
LF
B1
B2
D
B1
Operational Description
PEB 2096
ITS07409
04.99
PEB 2096
Operational Description
3.8
IOM(R)-2 Interface Monitor Channel
The monitor channel is used to convey message oriented information. This means that an information in the monitor channel is transferred once, and the receiver stores that message. There is a defined handshake procedure between the monitor channel transmitter and the receiver in order to ensure a safe data transfer over the IOM-2 interface. The OCTAT-P uses the monitor channel of IOM channel 0 for local programming and reading (register access). The monitor channel operates on an asynchronous basis. While data transfer on the bus takes place synchronized to frame sync, the data flow is controlled by a handshake procedure using the monitor channel receive bit (MR) and the monitor channel transmit bit (MX). For example: data is placed onto the monitor channel and the MX bit is activated (active low). This data will be transmitted repeatedly once per 8 kHz frame until the transfer is acknowledged via the MR bit. The monitor channel is in an idle condition when the MX bit is inactive in two or more consecutive frames (indication of End Of Message EOM). Before starting a transmission to the OCTAT-P, the microprocessor should verify that the transmitter of the OCTAT-P is inactive, i.e. that a previous transmission has been terminated. The OCTAT-P has a monitor transmitter time-out function of minimum 4 ms implemented. This prevents the monitor message to be transmitted continuously if the monitor data won't be acknowledged by the receiver. An example for a P, ELIC and OCTAT-P communication is shown in Figure 3-6 and Figure 3-7. First the Identification Register of the OCTAT-P may be read. Two bytes are transmitted to the OCTAT-P and as a result of the read operation two bytes are returned to the controller. In case of a write operation the data are only acknowledged and no data are returned from the OCTAT-P to the controller. The first byte of the data transmitted to the OCTAT-P always indicates the type of the desired monitor operation (i.e. read or write to the internal registers). The example shows the typical register access of the ELIC and gives a feeling about the important bits. The ELIC uses a 16-byte FIFO for transmission and reception of the monitor data. Therefore the user doesn't need to provide routines for the handshake protocol.
Data Sheet
3-8
04.99
PEB 2096
Operational Description
*
Figure 3-6
Monitor Channel Handling: P ELIC OCTAT-P
Data Sheet
3-9
04.99
PEB 2096
Operational Description A detailed description of the hand-shake procedure using MX and MR bits is shown on Figure 3-7.
*
Figure 3-7
Monitor Channel Handling: Hand-shake by the Use of MX and MR Bits
3-10 04.99
Data Sheet
PEB 2096
Operational Description
3.9
Command / Indicate Channel
The C/I channel is used for communication between the OCTAT-P and a layer-2 device (or ELIC), to control and monitor layer-1 functions. The layer-2 device monitors the layer-1 indication continuously and indicates a change if a new code is found to be valid in two consecutive IOM frames (double last look criterion).
*
Table 2 Commands Command (downstream) Abbr. Code Remarks Deactivate request Reset Test mode 2 Test mode 1 Activate request = "available" DR RES TM2 TM1 AR 0000 0001 0010 0011 1000 1010 1001 1100 1111 Transmission of pseudo-ternary pulses at 2 kHz frequency Transmission of pseudo-ternary pulses at 192 kHz frequency Transmission of INFO 2 or INFO 4, T bit set to one Transmission of INFO 2, switching of loop 2 (at TE), T bit set to one Transmission of INFO 2, switching of loop 1 (on U interface), T bit set to one Transmission of INFO 4, T bit set to zero Deactivation acknowledgment, quiescent state
Activate request test loop 2 AR2 Activate request local test loop Activate indication = "blocked" Deactivate confirmation ARL AI DC
*
Data Sheet
3-11
04.99
PEB 2096
Operational Description Table 3 Indications Indication (upstream) Timing required (to activate IOM-2) Resynchronization (loss of framing) Activate request U only activation indication Activate indication Deactivate indication Abbr. Code Remarks TIM RSY AR UAI AI DI 0000 0100 1000 0111 1100 1111 Deactivated state, activation from the line not possible Receiver is not synchronous INFO 1w received INFO 1 received synchronous receiver Layer-1 fully activated INFO 0 or DC received after deactivation request
In PBX applications with decentral D-channel handling, all D-channels can be handled by a D-channel arbiter of the ELIC, PEB 20550; one signalling controller in multiplexer mode (SACCO-A) can be used for up to 32 ISDN subscribers. A terminal is allowed to send data only when the signalling controller is available and the subscriber was selected by the arbiter. The command C/I = 1000B indicates to the OCTAT-P that the selected D-channel can be used (is "available"), C/I = 1100B indicates that the D-channel currently can not be used as the signalling controller is allocated to an other terminal. The addressed D-channel is "blocked". The OCTAT-P controls the terminal transmitter (e.g. ISAC-P TE) accordingly. It translates the information whether the D-channel is "available" or "blocked" by setting the T-bit on the UPN interface. T = 1 indicates to the terminal (via the UPN transmitter) that its HDLC controller can send data. T = 0 indicates that the HDLC controller can not send data or has to abort sending data.
Note: The two codes (C/I = 1000B and 1100B) can only be used when the OCTAT-P is in a state INFO 4 transmission.
Data Sheet
3-12
04.99
PEB 2096
Operational Description
3.10
Activation and Deactivation, State Machine
The activation and deactivation implemented in the PEB 2096, OCTAT-P, agree with the UP0 interface as implemented in the PEB 2095, IBC.
3.10.1
States Description
OCTAT-P state machine enters two different kind of states: Unconditional and conditional states, Figure 3-8.
Data Sheet
3-13
04.99
PEB 2096
Operational Description
*
RST TIM Test Mode it i * DR TIM DR Pend.Deact. i0 i0 i0 DI DR Wait for DR i0 i0 DC DI DC Deactivated i0 i0 TM1 TM2
TM1 TM2
TIM RES Reset i0 * DR RES
DC
ARx
DR
i1w, ARx AR ARx Pend.Act. i2 i1w i0 i1 UAI ARx,Al Synchronized i4 i1 i3 U i3 Al ARx,Al Activated i4 i3
DC DC DC
DR
DR IOM
R
OUT
IN
i1 i1, i3 DC RSY ARx,Al DR Resynchron. i2 i1 i3
ind cmd State iX iR
DR
*)
refer to chapter Chapter 2.2
Unconditional Transitions Initiated by Commands: RES, TM1, TM2 External Pins: RST ARx = AR, AR2, ARL
ITD04467
Figure 3-8
OCTAT-P State Diagram
Data Sheet
3-14
04.99
PEB 2096
Operational Description Unconditional States Reset This state is entered unconditionally after a high appears on the RST pin or after the receipt of command RES (software reset). The analog section is disabled (transmission of INFO 0) and the UPN interface awake detector is inactive. Hence, activation from PT or TE is not possible. Test Mode The test signal (iti), sent to the UPN interface in this state is dependant on the command which originally invoked the state. TM2 causes single alternating pulses to be transmitted (it2); TM1 causes continuous alternating pulses to be transmitted (it1). The burst mode technique normally employed on the U interface is suspended in this state and the test signals are transmitted continuously. Pending Deactivation To access any of the conditional states from any of the above unconditional states the pending deactivation state must be entered. This occurs after the receipt of a DR command. In this state the awake detector is activated and the state is exited only when the line has settled (i.e. INFO 0 has been detected for 2 ms) or by the command DC.
Note: Although DR is shown as a normal command it can in fact be seen as an unconditional command. No matter which state the LT is in, the reception of a DR command will always result in the pending deactivation state being entered.
Conditional States Wait for DR This state is entered from the pending deactivation state once INFO 0 or DC has been identified. From here the line may be either activated, deactivated or a test loop may be entered. Deactivated This is the power down state of the physical protocol. The awake detection is active and the device will respond to an INFO 1w (wake signal) by initiating activation.
Data Sheet
3-15
04.99
PEB 2096
Operational Description Pending Activation This state results from a request for activation of the line, either from the terminal (INFO 1w) or from the layer-2 device (AR, AR2 or ARL). INFO 2 is then transmitted and the OCTAT-P waits for the responding INFO 1 from the remote device. Synchronized Upon receipt of INFO 1 the OCTAT-P must synchronize itself to the signal. This process takes at most 10 ms. Activated INFO 1 has a code violation in the framing bit (F bit) with respect to the last received bit whereas INFO 3 has none. Upon the receipt of 2 frames without a code violation in the F bit, the OCTAT-P enters the activated state and outputs INFO 4. The line is now activated; the OCTAT-P sends INFO 4 to the remote, the remote sends INFO 3 to the OCTAT-P. Resynchronization If the OCTAT-P fails to recognize INFO 3, for whatever reason, it will attempt to resynchronize. Entering this state it will output INFO 2. This is similar to the original synchronization procedure in the pending activation state (the indication given to layer 2 is different). However as before, recognition of INFO 1 leads to the synchronized state. OCTAT-P state diagram is shown in Figure 3-8.
3.10.2
Info Structure on the UPN Interface
Signals controlling and indicating the internal state of all UPN transceiver state machines are called INFOs. Four different INFOs (INFO 0, 1W, 1/2 and 3/4) can be sent over the UPN interface depending on the actual state (Synchronized, Activated, Pending Activation, Test Mode, Deactivated, Reset,...) of the connected transceivers (e.g. OCTAT-P and ISAC-P TE). When the line is deactivated INFO 0 is exchanged by the UPN transceivers at either end of the line. Info 0 indicates that there is no signal on the line; in either direction. When the line is activated INFO 3 (in upstream direction) and INFO 4 (in downstream direction) are continually sent. INFO 3 and 4 contain the transmitted data (B1, B2, D, M).
Data Sheet
3-16
04.99
PEB 2096
Operational Description INFO 1w and 1/2 are used for initialization and tests. The form of all INFO is shown in the following table:
Name INFO 0 INFO 1W
Direction
Description
Upstream No signal on the line Downstream Upstream Asynchronous wake signal 2 kHz burst rate F0001000100010001000101010100010111111 Code violation in the framing bit (F) 4 kHz burst rate F000100010001000100010101010001011111M1)DC2) Code violation in the framing bit with respect to the last received '1'
INFO 1
Upstream
INFO 2
Downstream 4 kHz burst rate F000100010001000100010101010001011111M1) Code violation in the framing bit with respect to the last transmitted '1' Upstream 4 kHz burst rate No code violation in the framing bit User data in B, D and M channels B channels scrambled, DC bit2) optional
INFO 3
INFO 4
Downstream 4 kHz burst rate No code violation in the framing bit User data in B, D and M channels B channels scrambled, DC bit2) optional
Note:
The M channel superframe contains: CV code violation [1 kbit/s (once in every fourth frame)] S bits transparent [1 kbit/s channel] T bits set to one [2 kbit/s channel] 2) DC balancing bit F = Framing bit
1)
Data Sheet
3-17
04.99
PEB 2096
Operational Description
3.10.3
Example of Activation and Deactivation
An activation and deactivation procedure between an OCTAT-P and an IBC or ISAC-P TE in TE mode over the UPN interface line is shown in Figure 3-3. It illustrates how the state machines of the respective modes interwork to facilitate activation and deactivation. In this case activation was initiated by an AR request at the terminal side and deactivation by a DR command at the LT side. Activation could also be initialized at the LT side using an AR request.
*
TE INFO 0 INFO 1w INFO 2 T1 T2 INFO 0 INFO 1 INFO 4 T3 INFO 3 T3 T2 T1
LT
AR
UAI
AI
INFO 0 INFO 0 T4
DR
DI
ITD04468
Figure 3-9
Example for an ISAC(R)-P TE <---> OCTAT-P Activation and Deactivation
Note: T1: T2: T3: T4:
Data Sheet
< 250 s < 10 ms 1 ms 2 ms
time for error free level detection time for synchronization four subsequent bursts with no CV in F bit time for error free detection of INFO 0
3-18 04.99
PEB 2096
Registers Description
4
Registers Description
The monitor channel is used for programming local functions. It is implemented in OCTAT-P IOM channel 0 only. Accesses to the registers are treated as local functions and therefore are marked with the code "1000" in the first four bits of the message: Monitor message: Code = 1 0 0 0 Register Read An internal register is read by setting the internal address to zero (0H) and indicating the address of the specific register in the bits D(3:0). The bits D(7:4) are set to zero. E.g. "80H 01H" is the read command for the register 1H, the General Configuration Register. Code = 1 0 0 0 0000 0000 register addr.= 01H Internal address D7 D6 D5 D4 D3 D2 D1 D0
The response message from OCTAT-P comprises two bytes, the first showing the address after the local-function-code, the second showing the register data. E.g. "81H (D7:0)" is the response to a read command on address 1H, where D(7:0) is the content of the Configuration Register. Code = 1 0 0 0 Register Write An internal register is written by setting the internal address to the address of the specific register. The register will then be loaded with the value of D(7:0), e.g. "81H 5DH" programs the Configuration Register (addr. 1H) with the value 5DH. Code = 1 0 0 0 register addr. 0101 1101 register addr. = 01H D7 D6 D5 D4 D3 D2 D1 D0
Note: Hardware Reset or a corrupt IOM frame (refer to Chapter 2.2.2) leads to the initial value of all writable registers.
4.1
Address: Value:
Identification Register - (Read)
0H 0 0 0 0 0 1 0 0 = 04H The value of this register is specific for the PEB 2096, OCTAT-P.
Description:
Data Sheet
4-1
04.99
PEB 2096
Registers Description
4.2
Address: Format:
bit 7 IC7D
General Configuration Register - (Write)
1H
bit 0 IC6D IC5D IC4D IC3D IC2D IC1D BEM
Initial Value: Description:
FFH 01H ICnD:
if the MODE pin is connected to VDD or if the MODE pin is connected to VSS IOM interface channel n disable (channel 1-7) 0...IOM channel n is enabled 1...IOM channel n is tristated Bit error mask 0...whenever the Bit Error Register value is unequal to zero, the register value is transmitted via the monitor channel 1...the Bit Error Register may be read, but there are no unsolicited monitor messages
BEM:
4.3
Address: Format:
bit 7 BEO7
Bit Error Register - (Read)
1H
bit 0 BEO6 BEO5 BEO4 BEO3 BEO2 BEO1 BEO0
Initial Value: Description:
00H BEOn = 1: Bit error occurred on UPN line n. The Bit Error Register is reset after reading the register
4.4
Test Registers - (Read/Write)
Test registers are implemented in the address range of 8H to BH; they are not for customer use.
Data Sheet
4-2
04.99
PEB 2096
Registers Description
4.5
Line Delay Measurement of the UPN Interface
qA
The delay of each UPN interface cable can be measured by one 8-bit counter with a programmable resolution of 65 ns or 130 ns. The line delay time W can be measured in the range up to 16.57 sec with the resolution of 65 ns and 33.15 sec with the resolution of 130 ns.
*
The access to the delay measurement control logic is done via the IOM-2 monitor channel of IOM-Channel 0. &RQILJXUDWLRQ 5HJLVWHU IRU 831 /LQH ,QWHUIDFHV :ULWH Address: Format: bit7 SYNEN Initial Value: BALEN 00H 20H '6(/ EQUDIS TOD '6(/ '6(/ '6(/ 2H bit0 5(62/
if the MODE pin is connected to VDD or if the MODE pin is connected to VSS Selects the UPN Line Interface of which the delay measurement is executed 0H: UPN Transceiver No. 0 is selected 1H: UPN Transceiver No. 1 is selected 2H: UPN Transceiver No. 2 is selected 3H: UPN Transceiver No. 3 is selected
4-3 04.99
Description:
Data Sheet
PEB 2096
Registers Description 4H: UPN Transceiver No. 4 is selected 5H: UPN Transceiver No. 5 is selected 6H: UPN Transceiver No. 6 is selected 7H: UPN Transceiver No. 7 is selected Resolution of the delay counter for the UPN Interface 0: Resolution of 65 ns 1: Resolution of 130 ns Time Out Disable 0: Enable (after reset) 1: Disable
5(62/ 72'
Data Sheet
4-4
04.99
PEB 2096
Registers Description 'HOD\ 5HJLVWHU IRU 831 /LQH ,QWHUIDFHV 5HDG Address: Format: bit7 DELAY7 Initial Value: '(/$< 2H bit0 DELAY6 DELAY5 DELAY4 DELAY3 DELAY2 DELAY1 DELAY0 00H Measured delay between UPN transmit and receive frame with a programmed resolution of 65 ns or 130 ns. The measured value indicates the delay between the transmitted M bit and the received LF bit minus two bits (the guard time). In order to evaluate the delay in one direction the measured delay is divided by two. After hardware reset, the line delay of transceiver No. 0 is measured with a resolution of 1 oscillator period. The delay is measured only if the selected channel is in the state "Activated". The measured delay is valid if at least 2 UPN frames have been received in the state "Activated". If the selcted transceiver No. was changed by programming the Configuration Register for UPN Line Interfaces with a new value the new delay is also valid after the receiption of at least 2 UPN frames. The transmitter and receiver delays of OCTAT-P analog path are included in the delay measurement.
Data Sheet
4-5
04.99
PEB 2096
Electrical Characteristics
5
5.1
Parameter
Electrical Characteristics
Absolute Maximum Ratings
Symbol Limit Values 0 to 70 - 65 to 125 - 0.4 to VDD + 0.4 6 Unit C C V V
TA = 0 to 70 C; VDD = 5 V 5 %; VSS = 0 V
Ambient temperature under bias: PEB Storage temperature Voltage on any pin with respect to ground Maximum voltage on any pin
TA Tstg VS Vmax
Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Line Overload Protection The maximum input current (under voltage conditions) is given as a function of the width of a rectangular input current pulse. For the destruction current limits refer to Figure 5-1.
*
Figure 5-1
Data Sheet
5-1
04.99
PEB 2096
Electrical Characteristics
*
Figure 5-2
Maximum Line Input Current
5.2
DC Characteristics
TA = 0 to 70 C; VDD = 5 V 5 %, VSS = 0 V
All pins except LIna,b; XTAL1, 2 Parameter L-input voltage H-input voltage L-output voltage H-output voltage H-output voltage Input leakage current Symbol Limit Values min. max. + 1.5 V V V V V V 1 A - 0.4 2.0 Unit Test Condition
VIL VIH VOL VOL1 VOH VOH ILI ILO
VDD + 0.4
0.45 0.45
2.4
VDD - 0.5
IOL = 2 mA IOL = 7 mA (DU only) IOH = - 400 A IOH = - 100 A 0 V VIN VDD 0 V VOUT VDD
All pins except: LIna, b; XTAL1,2; TDI; TMS
TDI; TMS
Data Sheet 5-2 04.99
PEB 2096
Electrical Characteristics
5.2
DC Characteristics (cont'd)
TA = 0 to 70 C; VDD = 5 V 5 %, VSS = 0 V
All pins except LIna,b; XTAL1, 2 Parameter Input leakage current high Input leakage current low LIna, b Operational supply current Symbol Limit Values min. max. 1 50 400 A A Unit Test Condition
ILIH ILIL
VIN = VDD VIN = 0 V; internal
pull-up resistor
ICC
50 + n x 2.8
mA
VDD = 5 V inputs at VSS/VDD, transformer
ratio 2:1 n = number of line interfaces activated, no output load at CLK, DU
Transmitter output impedance Receiver input impedance XTAL1 H-input voltage L-input voltage XTAL2 H-output voltage L-output voltage
7
30
k
ZR
10
IOUT = 20 mA VDD = 5 V VDD = 5 V; transmitter
stage inactive
VIH VIL
3.5 - 0.4
VDD + 0.4
1.5
V V
VOH VOL
VDD - 0.5
0.45
V V
IOH = 100 A, CLD 60 pF IOL = 100 A, CLD 60 pF
Data Sheet
5-3
04.99
PEB 2096
Electrical Characteristics
5.3
Capacitances
TA = 25 C; VDD = 5 V 5 %, VSS = 0 V
All pins except LIna, b Parameter Pin capacitance LIna,b Output capacitance against VSS XTAL1, 2 Motional capacitance Shunt Load Resonance resistor
*
Symbol
Limit Values min. max. 7
Unit Test Condition pF
CI/O
COUT
10
pF
Recommended typical crystal parameters. Refer to Figure 3-5.
C1 C0 CL Rr
20 7 30 65
fF pF pF
C LD
XTAL 1
External Oscillator Signal
XTAL 1
15.36 MHz 100 ppm
C LD
XTAL 2 Crystal Oscillator Mode C LD = 2 . C L - C I/O N.C. XTAL 2
Driving from External Source Minimum High Time : 24 ns Minimum Low Time : 24 ns
ITS07328
Figure 5-3
Recommended Oscillator Circuits
Data Sheet
5-4
04.99
PEB 2096
Electrical Characteristics
5.4
AC Characteristics
TA = 0 to 70 C; VDD = 5 V 5 %
AC testing: Inputs except XTAL1 are driven at 2.4 V for a logic "1" and at 0.4 V for a logic "0". XTAL1 is driven at VDD - 0.5 V for a logic "1" and 0.5 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and at 0.8 V for a logic "0".
*
VDD - 0.5 V
2.0 Test Points 0.8 0.5 V
TTL Input Level for all Inputs exept XTAL1 CMOS Input Level for XTAL1 TTL Output Level
2.0 0.8
Device Under Test
C Load = 100 pF
ITS07329
Figure 5-4 Jitter The clock input FSC is used as reference clock to provide the 768 kHz clock for the UPN interface. In the case of a plesiochronous 15.36 MHz clock generated by an oscillator with a maximum frequency deviation of 100 ppm, the clock FSC should have a jitter of less than 20 ns peak-to-peak, as the PLL manages max. 0.5 oscillator period (32.5 ns) in one IOM frame (in 125 s).
Data Sheet
5-5
04.99
PEB 2096
Electrical Characteristics
5.5
CLK1 Parameter
Clocks
Symbol
Limit Values min. max. 25
Unit Test Condition ns 50 pF load capacitance at CLK 50 pF load capacitance at CLK
High phase of crystal/clock
tWH
Low phase of crystal/clock
tWL
25
ns
Clock period CLK2 Parameter High phase of crystal/clock
TP
65.08
65.12
ns
Symbol
Limit Values min. max. 57
Unit Test Condition ns 50 pF load capacitance at CLK 50 pF load capacitance at CLK
tWH
Low phase of crystal/clock
tWL
57
ns
Clock period
TP
130.16
130.24
ns
CLK2 is directly derived from the oscillator clock and can drive up to 6 oscillator inputs of the ISAC-S, PEB 2085.
*
3.5 V 0.8 V
t WH
TP
t WL
ITT00766
Figure 5-5
Definition of Clock Period and Width
Data Sheet
5-6
04.99
PEB 2096
Electrical Characteristics
5.6
*
Timing of the IOM(R) Interface
Figure 5-6
IOM(R) Interface Timing with Double Data Rate DCL
Data Sheet
5-7
04.99
PEB 2096
Electrical Characteristics
*
Parameter Frame sync. hold Frame sync. setup Frame sync. high Frame sync. low Data delay to clock Data setup Data hold Superframe sync. setup Superframe sync. hold Data clock high Data clock low
Symbol
Limit Values min. max. 30 70 130 TDCL 100 20 50 200 200 50 50
Unit ns ns ns ns ns ns ns ns ns ns
tFH tFS tFWH tFWL tDDC tDS tDH tSSYS tSSYH tDWH tDWL
Data Sheet
5-8
04.99
PEB 2096
Electrical Characteristics
*
Figure 5-7
IOM(R)-2 Interface Timing with Single Data Rate DCL
Data Sheet
5-9
04.99
PEB 2096
Electrical Characteristics
*
Figure 5-8
SSYNC Timing
Note: A low at SSYNC input sets the UPN superframe and forces the next transmitted T-bit to high if SYNEN is programmed to high.
5.7
*
Boundary Scan Timing
Symbol Limit Values min. max. ns ns ns ns ns ns ns 70 ns 160 80 80 30 30 10 30 Unit
Parameter Test clock period Test clock period low Test clock period high TMS setup time to TCK TMS hold time from TCK TDI setup time to TCK TDI hold time from TCK TDO valid delay from TCK
tTCP tTCPL tTCPH tMSS tMSH tDIS tDIH tDOD
Data Sheet
5-10
04.99
PEB 2096
Electrical Characteristics
*
Figure 5-9
Boundary Scan Timing
Data Sheet
5-11
04.99
PEB 2096
Electrical Characteristics
5.8
UPN Frame Relation to FSC in Transmit Direction
The LF-bit on the UPN interface appears T0 after the last but two (3rd last falling edge) falling edge of DCL before FSC rising edge (Figure 5-10).
*
FSC
DCL
Llna, b T0
~ ~
~ ~
~ ~
F-Bit
ITD07417
Figure 5-10 F-Bit Delay to FSC in Double Clock Mode
Data Sheet
5-12
04.99
PEB 2096
Electrical Characteristics
FSC
DCL
Llna, b T0
~ ~
~ ~
~ ~
F-Bit
ITD11109
Figure 5-11 F-Bit Delay to FSC in Single Clock Mode T0 = 85 oscillator periods + analog delay 0.5 oscillator periods Analog delay < 1 oscillator period (15.36 MHz)
Data Sheet
5-13
04.99
PEB 2096
Electrical Characteristics
5.9
Transceiver Characteristics
A detailed transceiver architecture is shown in Figure 5-12. It comprises the transmitter output stages, the differential-to-single ended receiver input stage, the loop switch, the peak detector, and the threshold comparators.
*
Figure 5-12 Detailed Transceiver Architecture When transmitting a binary ONE, the transmitter output is 5 V (difference between LIna and LInb), when transmitting a binary ZERO, the transmitter output is in tristate. The receiver input range is from 5 V to 150 mV. The 150 mV level is a fixed minimum peak level.
Data Sheet
5-14
04.99
PEB 2096
Electrical Characteristics Power Supply Rejection Ratio (PSRR) The PSRR of the receiver is better than - 40 dB at frequencies below 100 kHz, decreasing by 20 dB per decade above 100 kHz. Noise Immunity The noise immunity target of the receiver is better than 10 V/ Hz in the range up to 1 MHz, which should be achieved by both adaptive thresholds and digital oversampling techniques. Crosstalk Immunity The receiver immunity against crosstalk between neighbor receive channels, measured with minimum and maximum input levels at two neighbor inputs should not effect the overall transceiver performance according to the UP0 specification.
Data Sheet
5-15
04.99
PEB 2096
Package Outlines
6
*
Package Outlines
P-MQFP-44 (Plastic Metric Quad Flat Package)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Data Sheet 6-1
Dimensions in mm 04.99
GPM05622

▲Up To Search▲

Price & Availability of PEB2096

	To Download PEB2096 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .